

FIG. 1




FIG. 2

FIG. 2 is a block diagram of a pixel array system. The system includes a pixel array 302, which is a grid of pixels. The array is divided into columns and rows. The columns are labeled 312, 308, 310, and 302. The rows are labeled 316, 314, and 318. The array is connected to a control circuit 320, which includes a reset signal input. The control circuit 320 is connected to an ASP (Analog Signal Processor) block 304, which is connected to an A/D (Analog-to-Digital) converter block 306. The A/D converter block 306 is connected to an output signal line. The control circuit 320 also receives a DumpCharge signal and a Mass Pixel Transfer signal. The control circuit 320 is connected to the ASP block 304 via a reset signal line. The ASP block 304 is connected to the A/D converter block 306 via an XSHD signal line. The A/D converter block 306 is connected to an output signal line via an XSHP signal line. The output signal line is connected to an ADC Clock signal line.

**FIG. 3**




FIG. 4




FIG. 5






FIG. 6



580





FIG. 8








Working Blocks in Image Data

FIG. 10



Overlapping Working Blocks in Image Data

FIG. 11





Image and Example of a dispersed processing blocks making up a working block.

FIG. 12A



584

Image and Example of a dispersed processing blocks making up a working block.

FIG. 12B




FIG. 13






FIG. 14



SIMD Pipeline Stages

FIG. 15




SIMD MASTER CONTROLLER


FIG. 16









**FIG. 18**



Processing Element  
Multiplexor/Latch Stage


FIG. 19






Processing Element  
Descale/Write Stage

FIG. 21




ACC DESCALER

FIG. 22



ALU DESCALER

FIG. 23



00000413862900




FIG. 25






FIG. 26